Abstract-A high-conversion-rate high-resolution oversampling digital-to-analog converter (DAC) for direct digital modulation is addressed in this paper. A new type of switching scheme, called differential-quad switching, is presented. To verify the feasibility of this scheme, essential parts with some auxiliary circuitry for interfacing were fabricated in a 0.8-m CMOS technology. Measured results show that the switching scheme provides 11-b resolution at 100 MSamples/s and 6-b at 1 GSamples/s. The degradation in signal-to-noise ratio is not observed for the variation of the supply voltage down to 1.5 V, which means the proposed scheme is suitable for low-voltage applications.
I. INTRODUCTION

I
N DIRECT digital modulation systems, the signal is upconverted in the digital domain, and the modulated digital signal is converted into a modulated analog form. In these systems, a digital-to-analog converter (DAC) whose conversion rate is more than the Nyquist rate of the carrier frequency and whose resolution is better than that in the baseband is required.
Many examples of high-speed high-resolution DACs have been reported in various technologies [1] - [4] . In this paper, a high-resolution high-speed DAC which works in the low-voltage regime is proposed, tailored to direct digital modulation applications. An effective switching scheme, called differential-quad switching (DQS), is proposed for the oversampling DAC to meet the requirements for direct digital modulation.
DQS is investigated in Section II. Design consideration and experimental results are given in Sections III and IV, respectively, followed by concluding remarks in Section V.
II. DIFFERENTIAL-QUAD SWITCHING
Practically, it is not possible to design a perfect switch used as a 1-b DAC. Examples of imperfect switching which causes signal-dependent nonlinearity are the asymmetry in the beginning of transition and the finish of transition, the unequal pulsewidth between "1" pulse and "0" pulse, and the asymmetry between rising transient and falling transient.
Return-to-zero (RZ) switching can eliminate the distortion from uneven pulse duration for the low-frequency oversampling DAC. However, RZ switching has two major problems. First, in high frequency, if the short pulse ("1" or "0") cannot switch to the full level, the history effect of the input stream is not eliminated and generates data-dependent noise. Therefore, the width of the short pulse that can switch to the full level limits the operation frequency of the DAC. Second, power efficiency is low for high-frequency operation because the pulses are returned to a predefined level for every sample.
Ordinary differential switching is capable of eliminating many nonlinearities caused by imperfect switching but still has some data-dependent nonlinearity, because the number of transitions for each clock edge varies according to the data pattern. The switch does not toggle every clock transition, and the switching event is inevitably dependent on the data pattern, introducing noise into the signal band.
If, however, the switch toggles every clock edge, this noise will not be in the signal band but in the conversion clock frequency, which is twice as high as the carrier band frequency. This switching is DQS. Fig. 1(a) is the simplified circuit based on DQS. It uses four switches for differential switching, and each switching transistor is driven by a signal shown in Fig. 1(b) , which is AND gated with one of the complementary clocks and ; hence, either side toggles every clock instant. The output is logically the same with ordinary differential switching. Switching in this manner eliminates the nonlinearity due to uneven pulse duration, as in RZ switching, because every pulse has the same width. There are at least two and only two signal transitions-one rising and one falling-per clock transition. Switching noise is now far out of band by the constant toggling of both sides of the switch. To sum up, DQS incorporates the merits of both RZ switching and ordinary differential switching, is suitable for high-frequency operation, and reduces transition-dependent noise. The 1-b or low-bit DAC with DQS has more room for integral nonlinearity (INL) in low-voltage applications than ordinary current-mode high-speed high-resolution ones. A major drawback of DQS is the increased dynamic power consumption due to the increased switching frequency of each transistor and twice as many switching transistors as differential switching.
III. DESIGN CONSIDERATION
Switching mismatches of the current switches also give rise to nonlinearity. Switching time is composed of the channel charging time and the load charging time. The two charging times are a strong function of the channel length of the switching transistors. Increase in the channel length yields a decrease in the of the switch, hence, an increase in switching time. On the other hand, the longer channel is less affected by the random variation of the channel length. In real life, the load-charging time dominates the channel-charging time. However, since the channel charge is also a function of the channel length, the two charging times are competing and have different behaviors against the variation of the channel length. The channel charging time is approximated as From the above equation, the variation of the channel charging time is derived as Similarly, the load-charging time and its variation are expressed as follows, based on the fact that the charging time is determined by the pad capacitance when the load is properly terminated: Variations of the channel-charging time and the load-charging time, along with variation of the composite charging time, are plotted in Fig. 2 . Variation of the channel-charging time increases with the channel-length increase. This is because the gate capacitance also increases with the channel length and decreases with the channel length. Variation of the load-charging time decreases with the channel-length increase. This is because the load capacitance is not a function of the channel length. Now that variation of the resulting charging time is not a monotonic increasing or decreasing function of the channel length but a composite function of it, there exists a tradeoff in between, as shown in Fig. 2(b) . The delay variation turned out to be minimal around the channel length of 2 m, so 2 m is a suitable choice. Around the optimal value, the delay variation is not so severe.
IV. EXPERIMENTAL RESULTS
The DQS and some interface circuitry was fabricated in a 0.8-m CMOS technology. Fig. 3(a) shows the block diagram of the fabricated test chip. The data buffer or 4K 4 SRAM for the storage of precalculated input sequences has a finite depth of 16 384. This input sequence is fed via shift registers to a twin circuit with DQS and ordinary differential switching. The twin circuit was fabricated on the same chip for performance comparison. Fig. 3(b) is the microphotograph of the fabricated part. Fig. 3(c) is a magnified photo of the circuit with the DQS scheme.
The measured output spectra of ordinary differential switching and DQS with a third-order noise-shaped data sequence are shown in Fig. 4(a) and (b) , respectively. This data sequence is generated from a data bin with a finite data length of 4096 and is used repeatedly to simulate an infinite pseudorandom sequence generated from a real noise-shaping coder. This repeated input signal inevitably introduces harmonics at the integer multiples of the repetition. The level of harmonics, however, turns out to be a strong function of the conversion rate. Since the harmonics do not have anything to do with the real signal, even a peak comes between the signal peaks, which cannot be generated by harmonic distortions among the input signals and the carrier. For in-band response, ordinary differential switching and DQS look similar, except for the small peaks and the level of carrier leak. For out-of-band response, however, since switching noise is moved away in DQS, only peaks are observed, which are the harmonics from the noise-shaped code, while in differential switching, some other sidelobes which are from the pattern-dependent noise are observable as well. Fig. 4(c) is the measured output spectrum of the proposed DAC with a two-tone input, which is 2 and 4 MHz apart from the carrier at the conversion rate of 1 GSamples/s. The signal bandwidth is 4 MHz and, therefore, the tone at the higher frequency is located at the edge of the signal band. The harmonics of these tones are observed at the level of 48 dBm, and the level of the carrier component is 36 dBm for a 10-dBm input.
The measured signal-to-noise ratio (SNR) to the length of the input sequence for a 20-dB, 16-time-oversampled, second-order noise-shaped input is plotted in Fig. 4(d) . The SNR increases by 20 dB/decade when the length of the sequence is short and saturates to the value that the noise-shaping coder can support. The measured SNR to the conversion rate for a 20-dB, 128-time-oversampled, third-order noise-shaped two-tone input is plotted in Fig. 4(e) . The measured results show 11-b resolution up to 100 MSamples/s and 6-b resolution at 1 GSamples/s, which may be extrapolated to a better figure with a longer sequence. The rolloff in SNR as the conversion rate grows is due to the package limitation and ground bouncing. The supply voltage dependence of the fabricated prototype is also investigated and shown in Fig. 4(f) , assuming the conversion rate is 260 MSamples/s, which is the design target of the code-division multiple-access intermediate-frequency transmitter whose target resolution is 8 b. The SNR is better than 56 dB from the nominal supply voltage 5 V down to a 1.5-V supply. The rolloff of the SNR at 2-V supply is from the increase in the output swing, which in turn increases the noise floor as well. The SNR is not a strong function of the supply voltage, which means that this architecture is suitable for low-voltage operation. The output swing of the 1-b DAC is 280 mV or 1.95 dBm, typically. The load current is 5.6 mA. The core size is 260 120 m with the driver and 120 120 m without the driver.
V. CONCLUSION
In this paper, to alleviate the undesirable effects of nonideal switching on DAC, differential-quad switching is proposed. The proposed switching combines the advantages of both RZ switching and ordinary differential switching. The proposed bandpass single-bit DAC is applied to direct digital modulation systems.
